

Pipelines in Cortex-A8

- Integer instructions complete at end of stage E5
- NEON and floating-point instructions complete at end of stage N6
- Memory accesses are pipelined with BIU

